

Title	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG ,CPU-Memory	3,4
CPU-Power,CPU-GND	5,6
DDRIII DIMMA1&DDRIII DIMMB1	7,8
LYNX-PCI/E/DMI/USB/CLK	9
LYNX-SATA/HOST/FAN/GPIO/VGA	10
LYNX-SMB/LPC/AUDIO/RTC/RST	11
LYNX-POWER PIN,GND/LYNX STRAPS	12,13 ,14
PCIE1(X1) & PCIE2(X16) Slots	15
ASM PCIE to PCI Bri, PCI	16,17
SIO-NUVOTON NCT6779D	18
ALC892/887	19
LAN RTL8111G/8106E	20
SATA /USB3.0 Connector	21
USB3.0 Renes UPD720202 2PORT	22
USB2.0 Connector	23
VGA	24
ACPI Controller UPI	25
CPU Power - ISL95812,CPU Power - MOS	26 27
DDR Power -UP1513 1-Phase	28
PCH Power - OP+MOS	29
PCH Power - ME Power	30
FAN	31
ATX F_Panel/EMI/TPM/LPT	32
XDP CPU & COM PORT	33
Manual Parts	34

MS-7846

mATX
Ver: 1.0

Intel Sharkbay plamform H81 COLAY B85

CPU: **INTEL-Haswell LGA1150**

System Chipset: **H81,B85,H87**

Memory: **DDRIII (1333/1666MHz) * 2 (Dual Channel)**

PWM: **VRD12 - ISL95812**

OnBoard Chipset: **HD Audio Codec:RTL892 Colay 887**

LAN-realtek8111G


SIO:NUVOTON 6779D


SPI ROM: 64 MB & 128MB

Other: **VGA*1**
SATA2*2
SATA3*2
FRONT USB2.0 *4
FRONT USB3.0 *2
REAL USB2.0 *2
REAL USB3.0 *2
PS2*1
COM PORT*2 1F/1R
PRINT PORT*1 1R

Expansion Slots: **PCI Express (X16) Slot * 1**
PCI Express (X1) Slot * 1
PCI Slot * 2

MS-7846 Block Diagram





GND





GND




MICRO-STAR INT'L CO.,LTD

MS-7846


Size	Document Description	Rev
Custom	CPU-GND	1.0
Date: Friday, May 31, 2013		Sheet 6 of 38







DDRIII DIMM_B0






DIMM3 (CHANNEL-B)
ADDRESS = 1:0 [SA1:SA0]





Place close to DIMM2





```
pcie port7,8 NA
```







Size Custom	Document Description PPT SATA/HOST/FAN/GPIO/VGA	Rev 1.0
Date: Friday, May 31, 2013		Sheet 10 of 38



PCH_1P05 5.747A



PCH_VCC3 HAVE SEQUENCING



MICRO-STAR INT'L CO.,LTD

MS-7846

Size	Custom
------	--------


	Document Description LYNX -POWER
--	--

Rev	
1.0	

Date: Friday, May 31, 2013

Sheet 12 of 38

PCH Straps




SPKR

Default Mode:

Internal weak Pull-down.

No Reboot Mode with TCO Disabled:

Connect to Vcc3_3 with 8.2k-10k Ohm weak pullup resistor.




GPIO55

Default Mode:

Internal pull-up.

Top Block Swap Mode:

Connect to ground with 4.7k Ohm weak pulldown resistor.



SATA1GF/GPIO19, GPIO51

Default (SPI):

Left both SATA1GF/GPIO19 and GPIO51 floating.
No pull up required.

Boot from PCI:

Connect SATA1GF/GPIO19 to ground with 1k Ohm pull-down resistor.
Leave GPIO51 Floating.

Boot from LPC:


Connect both SATA1GF/GPIO19 and GPIO51 to ground with 1k Ohm pull-down resistor.



GPIO53

Do not pull low.

Connect to ground with 1k Ohm pull-down resistor.



HDA_SDO


Default:

Do not pull high.

Disable ME in Manufacturing Mode:

Connect to VccSusHDA with 1k Ohm pull-up resistor through a jumper.






For test cpu voltage



MSI			
MICRO-STAR INT'L CO.,LTD			
MS-7846			
Size	Document Description		Rev
Custom	PPT STRAPS		1.0
Date: Friday, May 31, 2013		Sheet	14 of 38


IDSEL = AD16
MASTER = PREQ#0
PIRQ#A

IDSEL = AD17
MASTER = PREQ#1
PIRQ#B











change Description:
 C71-4710671-X19

PCI slot (X2)		
+3.3Vaux	(wake)	- 750mA
+3.3Vaux	(no wake)	- 40mA
+3.3V		- 5.2A
+5V		- 10A
+12V		- 1A



Type B: ALC892/887




MICRO-STAR INT'L CO.,LTD			
MS-7846			
Size	Document Description	Rev	
Custom	Audio Codec ALC892/887	1.0	
Date: Friday, May 31, 2013	Sheet 19	of 38	

RTL8111G Giga LAN

RTL8106E 10/100M LAN

LAN Connector




8106E POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	15/94	49.5/310.2
100 M Idle/TxRx	52/105	171.6/346.5
S0 ALDPS	4	13.2


8111G POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15

8111G: Keep RL3 and Remove RL4 for RTL8111G
8106E: Keep RL4 and Remove RL3 for RTL8106E



Reserve ESD Protect



MSI P/N : D0G-0200529-A68 、Vender P/N : AOZ8902CI
MSI P/N : D0G-0100619-I05 、Vender P/N : TVLST2304AD0




MICRO-STAR INT'L CO.,LTD








MS-7846

Size	Document Description	Rev
Custom	LAN RTL8111G/8106E	1.0
Date: Friday, May 31, 2013	Sheet 20 of 38	

SATA 6G PORT 0,1



SATA 3G PORT 4,5




MICRO-STAR INT'L CO.,LTD		
MS-7846		
Size Custom	Document Description	Rev 1.0
SATA Connector		
Date: Friday, May 31, 2013	Sheet 21	of 38


Type C: jumper +Fuse

PCH/FCH side: OC# pull high to +3VSB

Near Rear ==>



Near Front ==>




Default VCC5 (PIN1-2)

JUSB_FW	BIOS Menu	Wake up support
1-2	EUP Enable	Not support
	EUP Disable	Not support
2-3	EUP Enable	Not support
	EUP Disable	support


B85&H87 stuff F5

D08-2000300-P16 (Itrip=3.5A; 0.003ohm) support 6 USB ports (3A)
D08-0300700-P16 (Itrip=2.6A; 0.015ohm) support 4 USB ports (2A)
D08-0100110-P16 (Itrip=1.1A; 0.04ohm) support 2 usb 2.0 ports (1A)
D08-2000200-P16 (Itrip=3.5A; 0.003ohm) MINISMD050









FRONT USB PORT 10,11



FRONT USB PORT 8,9








REAL USB PORT 12,13





D-Sub



Level shift



5VDIMM FOR DDR




3VA



```


For power 700W solution (only for uP7501+uP7506 for 3VSB solution)
The power supply VCC3 delay 12ms after VCC5 assert.
The chip U7501 5VDRV1 work when the VCC5 ready
(When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but
VCC3 not ready and let the 3VSB sequence fail.

```




3VSB

3VSB supply to PCH and other device.
Turn off when Deep S3/S5 by 5VSB off.



Sio modify 12/24 Eric mail



3.389V分壓=0.813V
2.71V分壓=0.65V

FOR DPWROK跟3VA的POWER
DOWN的時序(S5-->G3)

$$\begin{aligned} R_{382} \cdot R_{381} / (R_{382} + R_{381}) &= 2.07 \\ 3V_A \cdot R_{381} / (R_{382} + R_{381}) &= 0.683 \\ I_b &= (0.683 - V_{BE}) / 2.61 = 0.01265 \text{ mA} \\ I_c &= (A_{T_X} \cdot 5V_{SB} - V_{ce}) / R_{387} = 0.48 \text{ mA} \\ I_c(\max) &\leq \beta(\min) \cdot I_b(\min) = 0.3795 \text{ mA} \end{aligned}$$




MICRO-STAR INT'L CO.,LTD

MS-7846

Size Custom	Document Description ACPI controller UPI	Rev 1.0
Date: Friday, May 31, 2013		Sheet 25 of 38



VCORE power on by s3 and 12v



CRB

HIGH:by PCH_1P05V
LOW:by S3

VRMPWRGD LEVEL SHIFT



MICRO-STAR INT'L CO.,LTD

MS-7846



Size Custom	Document Description VRD12.5 - ISL95818	Rev 1.0
Date: Friday, May 31, 2013		Sheet 26 of 38


VCORE ICC MAX70A ICCTDC:47A 65W
LL:2.5m ohm

UPI MOS




5.747A FOR PCH





	MICRO-STAR INT'L CO.,LTD		
	MS-7846		
	Size Custom	Document Description DDR Power -UP6103 1-Phase	Rev 1.0
	Date: Friday, May 31, 2013	Sheet 28 of 38	

PCH Power:1.05V 5.747A




CRB high by VCC3
low by S3

0.133A




PCH Power:1.5V 0.183A



$I_b = (PCH_1P05 - V_{be}) / R199 = 0.021mA$
 $I_c = (ATX_5VSB - V_{ce}) / R194 = 0.24mA$
 $I_c(max) < \beta(min) * I_b(min) = 0.638mA$

VCC1_5_CTRL_INPUT:
0:1P05V low or S3 low
1:1P05V HIGH and S3 HIGH




MICRO-STAR INT'L CO.,LTD		
MS-7846		
Size	Document Description	Rev
Custom	PCH Power - OP+MOS	1.0
Date: Friday, May 31, 2013		
Sheet 29 of 38		


PCH ME Power:1.05V 0.670A

SLP_A

ME Power Control






PCH_MEPWROK




VccASW active to APWROK high 1ms

+3.3V_ME



APWROK falling to VccASW falling 40ns

For INTEL ME



```
H81  stuff  R424
B85  stuff  R444
```





MICRO-STAR INT'L CO.,LTD



MS-7846

Size Custom	Document Description PCH Power - OP+MOS	Rev 1.0
Date: Friday, May 31, 2013	Sheet 30 of 38	


FAN-COUNTROL CIRCUIT




FAN TYPE E




FAN TYPE E




ATX POWER CONNECTOR




LED (for NV5533)




TPM/JLPC





FRONT PANNEL



Speaker Pin Header



PARALLAL PORT



Reserve debug port 5020

The diagram illustrates the wiring for the Reserve debug port 5020, centered around the JXDP1 connector. It details the connections for various signals, including CPU_VTT, CPU_TCK, CPU_TDO, CPU_TRST#, CPU_TDI, CPU_TMS, XDP_PWRGD, XDP_PLTRST#, XDP_PWR_DEBUG, XDP_CPU_BCLK_P, XDP_CPU_BCLK_N, XDP_CPURST#, and FP_RST#. The diagram also shows the connection of GND pins and the X_BT860PF-RH component.

Left Side Connections:

- 3 XDP_CPU_FREQ# << 3
- 3 XDP_CPU_PRDY# << 3
- 3 H_CFG0 << 5
- 3 H_CFG1 << 9
- 3 H_CFG2 << 15
- 3 H_CFG3 << 17
- 3 XDP_CPU_BPM_N0 << 21
- 3 XDP_CPU_BPM_N1 << 23
- 3 H_CFG4 << 27
- 3 H_CFG5 << 29
- 3 H_CFG6 << 33
- 3 H_CFG7 << 35
- 7,11,28 SMBDATA_VCC << 51
- 7,11,28 SMBCLK_VCC << 53
- 3 H_CFG17 << 4
- 3 H_CFG16 << 6
- 3 H_CFG8 << 10
- 3 H_CFG9 << 12
- 3 H_CFG10 << 16
- 3 H_CFG11 << 18
- 3 H_CFG19 << 22
- 3 H_CFG18 << 24
- 3 H_CFG12 << 28
- 3 H_CFG13 << 30
- 3 H_CFG14 << 34
- 3 H_CFG15 << 36

Right Side Connections:



- 55 X CPU_TCK >> CPU_TCK 3
- 57 CPU_TDO >> CPU_TDO 3
- 54 CPU_TRST# >> CPU_TRST# 3
- 56 CPU_TDI >> CPU_TDI 3
- 58 CPU_TMS >> CPU_TMS 3
- 39 XDP_PWRGD >> XDP_PWRGD
- 41 XDP_PLTRST# >> XDP_PLTRST#
- 45 XDP_PWR_DEBUG >> XDP_PWR_DEBUG
- 47 X R/2 >> X R/2
- 40 SP10 X R/2 >> XDP_CPU_BCLK_P >> VRM_PGD 11,26
- 42 SP8 X R/2 >> XDP_CPU_BCLK_N >> XDP_CPU_BCLK_N 9
- 46 XDP_CPURST# >> XDP_CPURST#
- 48 FP_RST# >> FP_RST# 3,11,32

Bottom Connections:


- 3 PWR_DEBUG >> SP3 X R/2 >> XDP_PWR_DEBUG
- change to 1K (Intel WW 14)
- 3 H_PWRGD >> R84 X 1K >> XDP_PWRGD
- R81 X 1K
- 3,11 CPURST# >> R51 X 1K >> XDP_CPURST#
- 11,18 PWRBTN# >> SP1 X R/2 >> XDP_PLTRST#

Other Components:


- R72 X 1K1% H_CFG3
- R97 X 51R PCH_1P05
- PLACE NEAR XDP CONNECTOR




SPI OPT.




CHIPSET OPT.




LABEL OPT.





MK1
G51-M1SPET13-Q13




PK0-0784610-G37
PK0-0784610-E48



PCH XDP PWRGD/RESET



Optical Fiducial Marks-120



Simulation



Mounting Holes

